Digital Physical Design (P&R) Intern
Digital Backend Flow
Posted
Open nowConfirmed on NXP Semiconductors’s own careers page · checked
The gist
This role involves working with cadence tools to optimize digital backend flows. Ideal for master's students in ece with experience in rtl and digital design. Requires relocation to phoenix for full-time presence.
What you would actually do
- Run cadence tools for digital backend flow from synthesis to gds2
- Analyze rtl implementations and tool options for area optimization
- Collaborate with team to improve script efficiency and process quality
Skills mentioned
How to apply
Internships in the US often collect hundreds of applicants within a day, so applying early matters more than applying perfectly. A half-finished application sent on the first morning beats a polished one sent on the third.
This summary was written by InternDoor from the public posting, and is not the employer's own wording. The linked posting is the source of truth — check it before you apply.
More at NXP Semiconductors
All NXP Semiconductors roles →
Digital Design Intern - Summer 2027
Digital Design Support
Test Engineer Intern - Summer 2027
SoC Testing
Entry Level Semiconductor Test Engineer
Semiconductor Testing
Test Engineer Intern - Summer 2027
Test Solution Development
Edge AI Field Application Engineer Intern
Edge AI Development
Digital Physical Design Intern - Summer 2027
Physical Design Intern